




SPECIFICATION

TO ALL WHOM IT MAY CONCERN:

BE IT KNOWN THAT I, Toshiya Uchida, a citizen of Japan residing at c/o FUJITSU LIMITED 1015, Kamikodanaka, Nakahara-ku, Kawasaki-shi, Kanagawa, 211 Japan, have invented certain new and useful improvements in

SEMICONDUCTOR MEMORY DEVICE HAVING WORD LINE DRIVER

of which the following is a specification : -



1 TITLE OF THE INVENTION

SEMICONDUCTOR MEMORY DEVICE HAVING WORD LINE DRIVER

5 BACKGROUND OF THE INVENTION

The present invention generally relates to semiconductor memory devices, and more particularly to a semiconductor memory device having a word line driver for driving word lines.

10 There are demands to improve the integration density of semiconductor memory devices, and attempts have been made to reduce the size of unit elements forming a semiconductor memory device such as a dynamic random access memory device (DRAM). In order to reduce
15 the size of the unit element, that is, the dynamic memory cell, it is possible to take measures such as reducing the gate length, reducing the thickness of the gate oxide layer and reducing the width of the device isolation.

20 When the gate length or the thickness of the gate oxide layer is reduced, it is necessary to reduce the voltage which is applied to the element proportionally to the scaling rule.

However, a circuit such as the word decoder of
25 the semiconductor memory device must have a sufficiently high withstand voltage because a relatively large voltage is applied to such a circuit. For this reason, there is a limit to reducing the gate length and the device isolation in such a circuit.

30 On the other hand, when reducing the size of the cell, it is also necessary to reduce the interval of the word lines. Accordingly, in the case of the word decoder which selects word lines, for example, it becomes necessary to reduce the width of the unit
35 circuit of the word driver columns forming the word decoder depending on the interval of the word lines.

Next, a description will be given of an

1 example of a word line driver of a conventional
semiconductor memory device, by referring to FIGS.1
through 3. FIG.1 shows the word line driver in a plan
view, FIG.2 shows the word line driver in a cross
13 5 section taken along a line A-A in FIG.1, and FIG.3 shows
the word line driver in a cross section taken along a
13 line B-B in FIG.1.

The word line driver shown in FIG.1 is
provided with two boost signal lines 100 and 200 because
10 this word line driver uses a word line activation signal
which is predecoded with respect to the word decoder.
The word line driver is made up of N-channel metal oxide
semiconductor (MOS) transistors.

Word lines 50, 52, 54, 56, 58 and 60 for
15 outputting signals to a memory cell array (not shown)
extend parallel to each other. The boost signal lines
100 and 200 extend perpendicularly to these word lines
50 through 60.

In a region between the two boost signal lines
40 20 100 and 200, device isolation regions 7, 7' and 7" are
formed in parallel to the word lines 50 through 60. The
device isolation region 7 is formed between the word
40 lines 54 and 56, the device isolation region 7' is
formed between the word lines 50 and 52, and the device
25 isolation region 7" is formed between the word lines 58
and 60. Element regions 8, 8', 9 and 9' extend in
40 parallel to the word lines 50 through 60. The device
isolation 7' isolates the element regions 8 and 9', the
40 device isolation 7 isolates the element regions 8 and 9,
30 and the device isolation 7" isolates the element regions
40 8' and 9. A driver 1 is formed within the element
region 9', drivers 2 and 3 are formed within the element
region 8, drivers 4 and 5 are formed within the element
region 9, and a driver 6 is formed within the element
40 35 region 8'. Each of the drivers 1 through 6 are made up
of MOS field effect transistors (MOSFETs) respectively
having a gate electrode formed between a source region

1 and a drain region.

The driver 2 includes a drain region 32 for inputting a word line activation signal from the boost signal line 100, a gate electrode 80, and a source region 20 which is coupled to the word line 50 via a word line contact 12. The driver 3 includes a drain region 32 for inputting a word line activation signal from the boost signal line 100, a gate electrode 82, and a source region 21 which is coupled to the word line 54 via a word line contact 10. The driver 6 includes a drain region 36 for inputting a word line activation signal from the boost signal line 100, a gate electrode 84, and a source region 22 which is coupled to the word line 58 via a word line contact 13. The drain region 32 which is connected to the boost signal line 100 is used in common by the drivers 2 and 3, as shown in FIGS.2 and 3.

On the other hand, the driver 1 includes a drain region 38 for inputting a word line activation signal from the boost signal line 200, a gate electrode 86 and a source region 23 which is coupled to the word line 52 via a word line contact 14. The driver 4 includes a drain region 42 for inputting a word line activation signal from the boost signal line 200, a gate electrode 88, and a source region 24 which is coupled to the word line 56 via a word line contact 11. The driver 5 includes a drain region 42 for inputting a word line activation signal from the boost signal line 200, a gate electrode 90, and a source region 25 which is coupled to the word line 60 via a word line contact 15. The drain region 42 which is connected to the boost signal line 200 is used in common by the drivers 4 and 5, as shown in FIGS.2 and 3.

The word lines 50 through 60 are respectively coupled to the memory cell array (not shown) which is provided above the boost signal line 100 in FIG.1. On the other hand, a decoder (not shown) is provided below

1 the boost signal line 200 in FIG.1.

The gate electrode 86 of the driver 1 and the gate electrode 80 of the driver 2 are connected in common to a signal line 70 from the decoder. The gate
5 electrode 82 of the driver 3 and the gate electrode 88 of the driver 4 are connected in common to a signal line 72 from the decoder. In addition, the gate electrode 90 of the driver 5 and the gate electrode 84 of the driver 6 are connected in common to a signal line 74 from the
10 decoder.

Because the word line driver has the structure described above, it is possible to control two word lines using one decoder. In this specification, a width occupied by the drivers used by one decoder will be
15 referred to as "one decoder pitch". Accordingly, it is possible to further reduce the size of the elements if this "one decoder pitch" can be reduced.

In order to guarantee a sufficient withstand voltage between the elements with respect to the voltage
20 applied to the boost signal lines 100 and 200, it is necessary to provide the device isolation region 7 between the word lines 54 and 56 which respectively transfer outputs of the drivers 3 and 4. The width of this device isolation region 7 along the direction in
25 which the "one decoder pitch" is taken must be sufficiently large such that a sufficient withstand voltage is guaranteed between the elements. For this reason, there are problems in that the gate length of the drivers 3 and 4 cannot be set sufficiently large
30 with respect to the voltage applied to the boost signal lines 100 and 200, and that the source-drain withstand voltage of the drivers 3 and 4 becomes poor.

On the other hand, when the gate length of the drivers 3 and 4 is set sufficiently large with respect
35 to the voltage applied to the boost signal lines 100 and 200, there are problems in that the width of the device isolation region 7 along the direction in which the "one

1 decoder pitch" is taken cannot be made sufficiently
large with respect to the voltage applied to the boost
signal lines 100 and 200, and that the withstand voltage
of the element becomes poor. Therefore, a problem is
5 introduced from the point of view of the reliability of
the elements, and this problem becomes more serious as
the size of the elements is further reduced.

CL

f

SUMMARY OF THE INVENTION

10 Accordingly, it is a general object of the
present invention to provide a novel and useful
semiconductor memory device in which the problems
described above are eliminated.

Another and more specific object of the
15 present invention is to provide a semiconductor memory
device comprising a first word line, a second word line
which extends in parallel to the first word line, word
line activation signal line means which extends
perpendicularly to the first and second word lines, a
20 device isolation region which extends perpendicularly to
the first and second word lines, a first driver for
activating the first word line and comprising a first
impurity region provided adjacent to the device
isolation region and connected to the word line
25 activation signal line means, a first gate electrode and
a second impurity region connected to the first word
line, a second driver for activating the second word
line and comprising a third impurity region provided
adjacent to the device isolation region on an opposite
30 side from the first impurity region and connected to the
word line activation signal line means, a second gate
electrode and a fourth impurity region connected to the
second word line, and a decoder connected to the first
and second gate electrodes. According to the
35 semiconductor memory device of the present invention, it
is possible to provide the word line driver within a
narrow decoder pitch with a layout which guarantees a

1 sufficiently high reliability.

Other objects and further features of the present invention will be apparent from the following detailed description when read in conjunction with the accompanying drawings.

DRCL
BRIEF DESCRIPTION OF THE DRAWINGS

FIG.1 is a plan view showing an essential part of a word line driver of an example of a conventional semiconductor memory device;

13 FIG.2 is a cross sectional view showing the word line driver along a line A-A in FIG.1;

13 FIG.3 is a cross sectional view showing the word line driver along a line B-B in FIG.1;

15 FIG.4 is a plan view showing an essential part of a word line driver of a first embodiment of a semiconductor memory device according to the present invention;

13 ✓
20 FIG.5 is a cross sectional view showing the word line driver along a line A-A in FIG.4;

13 FIG.6 is a cross sectional view showing the word line driver along a line B-B in FIG.4;

25 FIG.7 is a circuit diagram showing an equivalent circuit of an essential part of the first embodiment when N-channel MOS transistors are used;

FIG.8 is a circuit diagram showing an equivalent circuit of an essential part of the first embodiment when P-channel MOS transistors are used;

30 FIG.9 is a plan view showing an essential part of a word line driver of a second embodiment of the semiconductor memory device according to the present invention;

35 FIG.10 is a plan view showing an essential part of a word line driver of a third embodiment of the semiconductor memory device according to the present invention; and

FIG.11 is a circuit diagram showing an

1 equivalent circuit of an essential part of the third
embodiment when P-channel MOS transistors are used.

DECL
P
DESCRIPTION OF THE PREFERRED EMBODIMENTS

5 First, a description will be given of a first
embodiment of a semiconductor memory device according to
the present invention, by referring to FIGS.4 through 8.

13
L
10 FIG.4 shows a word line driver of the first
embodiment of the semiconductor memory device according
to the present invention in a plan view, FIG.5 shows the
word line driver in a cross section taken along a line
A-A in FIG.4, and FIG.6 shows the word line driver in a
cross section taken along a line B-B in FIG.4. In
15 FIGS.4 through 6, those parts which are the basically
same as those corresponding parts in FIGS.1 through 3
are designated by the same reference numerals.

In this embodiment, the word line driver is
provided with two boost signal lines 100 and 200 because
the word line driver uses a word line activation signal
20 which is predecoded with respect to a word decoder.

Word lines 50, 52, 54, 56, 58 and 60 for
outputting signals to a memory cell array (not shown)
extend parallel to each other. The boost signal lines
100 and 200 extend perpendicularly to these word lines
25 50 through 60.

A device isolation region 7 is provided at an
intermediate part between the two boost signal lines 100
and 200, and this device isolation region 7 extends
perpendicularly to the word lines 50 through 60. An
30 element region 8 is formed between the device isolation
region 7 and the boost signal line 100, and an element
region 9 is formed between the device isolation region 7
and the boost signal line 200.

40
35 Drivers 2, 2', 3, 3', 6 and 6' are formed
within the element region 8.

The driver 2 includes a drain region 30 for
inputting a word activation signal from the boost signal

40 1 line 100, a gate electrode 80 and a source region 20 which is coupled to the word line 50 via a word line contact 12. The driver 2' includes a drain region 32 for inputting a word activation signal from the boost
5 signal line 100, a gate electrode 81 and the source region 20 which is coupled to the word line 50 via the
40 word line contact 12. The drivers 2 and 2' form a transistor pair using the source region 20 in common.

The driver 3 includes the drain region 32 for
10 inputting a word activation signal from the boost signal line 100, a gate electrode 82 and a source region 21 which is coupled to the word line 54 via a word line
40 contact 10. The driver 3' includes a drain region 34 for inputting a word activation signal from the boost
15 signal line 100, a gate electrode 83 and the source region 21 which is coupled to the word line 54 via the
40 word line contact 10. The drivers 3 and 3' form a transistor pair using the source region 21 in common.

The driver 6 includes a drain region 34 for
20 inputting a word activation signal from the boost signal line 100, a gate electrode 84 and a source region 22 which is coupled to the word line 58 via a word line
48 contact 13. The driver 6' includes a drain region 36 for inputting a word activation signal from the boost
25 signal line 100, a gate electrode 85 and the source region 22 which is coupled to the word line 58 via the
40 word line contact 13. The drivers 6 and 6' form a transistor pair using the source region 22 in common.

40 112793 As shown in FIGS. 4 and 5, the drain region 32
30 which is connected to the boost signal line 100 is used in common by the drivers 2' and 3, and the drain region
40 34 is used in common by the drivers 3' and 6.

40 Drivers 1, 1', 4, 4', 5 and 5' are formed within the element region 9.

35 The driver 1 includes a drain region 38 for inputting a word activation signal from the boost signal line 200, a gate electrode 86 and a source region 23

40 1 which is coupled to the word line 52 via a word line
contact 14. The driver 1' includes a drain region 40
for inputting a word activation signal from the boost
signal line 200, a gate electrode 87 and the source
5 region 23 which is coupled to the word line 52 via the
40 word line contact 14. The drivers 1 and 1' form a
transistor pair using the source region 23 in common.

The driver 4 includes the drain region 40 for
inputting a word activation signal from the boost signal
10 line 200, a gate electrode 88 and a source region 24
which is coupled to the word line 56 via a word line
40 contact 11. The driver 4' includes a drain region 42
for inputting a word activation signal from the boost
signal line 200, a gate electrode 89 and the source
15 region 24 which is coupled to the word line 56 via the
40 word line contact 11. The drivers 4 and 4' form a
transistor pair using the source region 24 in common.

The driver 5 includes a drain region 42 for
inputting a word activation signal from the boost signal
20 line 200, a gate electrode 90 and a source region 25
which is coupled to the word line 60 via a word line
40 contact 15. The driver 5' includes a drain region 44
for inputting a word activation signal from the boost
signal line 200, a gate electrode 91 and the source
25 region 25 which is coupled to the word line 60 via the
40 word line contact 15. The drivers 5 and 5' form a
transistor pair using the source region 25 in common.

DAY 11/27/93
40 30 L As shown in FIGS. 5 and 6, the drain region 40
which is connected to the boost signal line 200 is used
in common by the drivers 1' and 4, and the drain region
42 is used in common by the drivers 4' and 5.

The word lines 50 through 60 connect to the
memory cell array (not shown) which is provided above
the boost signal line 100 in FIG.4. On the other hand,
35 the decoder (not shown) is provided below the boost
signal line 200 in FIG.4.

The gate electrode 80 of the driver 2 and the

1 gate electrode 86 of the driver 1 are connected. The
40 gate electrode 81 of the driver 2' and the gate
L electrode 87 of the driver 1' are connected. Further,
the two gate electrodes 86 and 87 are connected in
5 common to a signal line 70 from the decoder.

The gate electrode 82 of the driver 3 and the
gate electrode 88 of the driver 4 are connected. The
40 gate electrode 83 of the driver 3' and the gate
L electrode 89 of the driver 4' are connected. The two
10 gate electrodes 88 and 89 are connected in common to a
signal line 72 from the decoder.

The gate electrode 84 of the driver 6 and the
gate electrode 90 of the driver 5 are connected. The
40 gate electrode 85 of the driver 6' and the gate
L 15 electrode 91 of the driver 5' are connected. The two
gate electrodes 90 and 91 are connected in common to a
signal line 74 from the decoder.

178 This embodiment employs the so-called 1/2
predecoding in which two word lines are controlled by a
20 single decoder. Hence, the "one decoder pitch" required
to control a pair of word lines 54 and 56, for example,
is the length between the drain regions 32 and 34 or the
drain regions 40 and 42.

Next, a description will be given of an
25 operation of this embodiment of the semiconductor memory
device, by referring to FIG.7 which shows an equivalent
circuit of an essential part of this embodiment.

In the equivalent circuit shown in FIG.7, the
driver circuit includes a decoder circuit and a word
30 line driver using N-channel MOS transistors. Since this
178 embodiment employs the 1/2 predecoding, the equivalent
circuit shows the circuitry within "one decoder pitch"
which is necessary to control a pair of word lines 54
and 56, for example.

35 The word line 54 is connected to an N-channel
transistor Q3 for inputting the word line activation
signal from the boost signal line 100. The word line 56

1 is connected to an N-channel transistor Q4 for inputting
the word line activation signal from the boost signal
line 200. The N-channel transistor Q3 corresponds to
40 the drivers 3 and 3', and the N-channel transistor Q4
5 corresponds to the drivers 4 and 4'.

The gate electrode of the N-channel transistor
Q3 is connected to the gate electrode of the N-channel
transistor Q4, and is coupled to an inverter 300 via a
cut gate 310 within a decoder part which is surrounded
10 by a dotted line. The gate electrode of an N-channel
transistor 305 is connected to the gate electrode of an
N-channel transistor 306, and is coupled to the inverter
300 via an inverter 301 within the decoder part.

The inverter 300 is connected to an N-channel
15 transistor 303 and a P-channel transistor 307.

A signal A0 from a predecoder (not shown) is
input to the gate electrode of the N-channel transistor
303. A signal A1 from the predecoder is input to the
gate electrode of an N-channel transistor 304 which is
20 connected in series to the N-channel transistor 303. A
reset signal /R is input to the gate electrode of the
P-channel transistor 307.

The drain of a P-channel transistor 308 is
connected to a node which connects the inverter 300 and
25 the N-channel transistor 303. In addition, a node which
connects the inverter 300 and the cut gate 310 is
connected to the gate electrode of the P-channel
transistor 308.

Bits of a memory address for making access to
30 a memory cell, other than the three least significant
bits, are decoded in the predecoder (not shown) which is
provided in a stage preceding the decoder part. The
signals A0 and A1 which are input to the decoder part
respectively correspond to the second and third least
35 significant bits of the memory address. The word line
activation signal from the boost signal lines 100 and
200 for driving the N-channel transistors Q3 and Q4

1 corresponds to the least significant bit of the memory address.

The pair of word lines 54 and 56 is selected only when both the input signals A0 and A1 are
5 high-level signals. When the word line activation signal from the boost signal line 100 or 200 has a high level, the word line 54 or 56 is selected.

In other words, when both the input signals A0 and A1 are high-level signals, the signal level at the
10 gate electrodes of the N-channel transistors Q3 and Q4 become high and the signal level at the gate electrodes of the N-channel transistors 305 and 306 becomes low. In this state, when the signal level of the word line activation signal from the boost signal line 100 becomes
15 high, the word line 54 is selected to the high level because the N-channel transistor Q3 is ON. Because the boost signal lines 100 and 200 correspond to the least significant bit of the memory address, the signal level of the boost signal line 200 becomes low when the signal
20 level at the boost signal line 100 is high, and although the N-channel transistor Q4 is ON, the signal level at the word line 56 is low. On the other hand, when the signal level at the boost signal line 100 is low, the word line activation signal from the boost signal line
25 200 has the high level, and the word line 56 is selected via the N-channel transistor Q4. The desired memory cell is selected in the above described manner.

The driver circuit of this embodiment may also be formed using P-channel MOS transistors. FIG.8 shows
30 an equivalent circuit of an essential part of this embodiment.

In the equivalent circuit shown in FIG.8, the driver circuit includes a decoder circuit and a word line driver using P-channel MOS transistors.
35 Particularly, the P-channel MOS transistors are used for
40 the drivers 3, 3', 4 and 4'. In FIG.8, those parts which are basically the same as those corresponding

1 parts in FIG.7 are designated by the same reference numerals, and a description thereof will be omitted.

40 In FIG.8, the word line 54 is connected to a P-channel transistor Q3 for inputting the word line
5 activation signal from the boost signal line 100. The word line 56 is connected to a P-channel transistor Q4 for inputting the word line activation signal from the boost signal line 200. The P-channel transistor Q3
10 transistor Q4 corresponds to the drivers 3 and 3', and the P-channel transistor Q4 corresponds to the drivers 4 and 4'.

The gate electrodes of the P-channel transistors Q3 and Q4 and the gate electrodes of the N-channel transistors 305 and 306 are connected to a CMOS circuit of a level shift part which is surrounded
15 by a dotted line. The CMOS circuit of the level shift part includes an N-channel transistor 401 and a P-channel transistor 403, and a voltage identical to the voltage of the word line activation signal from the P-channel transistors Q3 and Q4 is supplied to the gate
20 electrodes. The P-channel transistor 403 and a P-channel transistor 402 are connected to a boost voltage source 400. The P-channel transistor 402 and the CMOS circuit are coupled to the inverter 300 of the decoder part via the cut gate 310.

25 The inverter 300 is connected to the N-channel transistor 303 and the P-channel transistor 307.

A signal A0 from a predecoder (not shown) is input to the gate electrode of the N-channel transistor 303. A signal A1 from the predecoder is input to the
30 gate electrode of an N-channel transistor 304 which is connected in series to the N-channel transistor 303. A reset signal /R is input to the gate electrode of the P-channel transistor 307.

The drain of the P-channel transistor 308 is
35 connected to a node which connects the inverter 300 and the N-channel transistor 303. In addition, a node which connects the inverter 300 and the cut gate 310 is

1 connected to the gate electrode of the P-channel
transistor 308.

According to this embodiment, it is possible
to eliminate the device isolation region which
5 conventionally existed in parallel with the word lines
within the "one decoder pitch". In addition, although
two word line contacts conventionally existed in a
direction perpendicular to the word lines within the
"one decoder pitch", only one word line contact is
10 required within the "one decoder pitch" according to
this embodiment. Accordingly, a sufficient margin is
introduced in the width of the semiconductor memory
device along the direction in which the "decoder pitch"
is taken, and it becomes possible to ensure a sufficient
15 gate length for the word line driver.

On the other hand, since the device isolation
region extends perpendicularly to the word lines, the
"decoder pitch" does not increase even when the width of
the device isolation region increases.

20 Next, a description will be given of a second
embodiment of the semiconductor memory device according
to the present invention, by referring to FIG.9. In
FIG.6, those parts which are the same as those
corresponding parts in FIG.4 are designated by the same
25 reference numerals, and a description thereof will be
omitted.

This embodiment is characterized by the
modified shape of the gate electrodes of the drivers
when compared to the first embodiment. In other words,
40 30 in FIG.9 in which the drivers 1 through 6 and 1' through
6' form transistors in pairs, ends of the gate
electrodes of the driver pair are connected in an
approximate U-shape. The gate electrodes 86 and 87 of
40 the drivers 1 and 1' are connected to surround the word
35 line contact 14 of the source region 23. The gate
40 electrodes 80 and 81 of the drivers 2 and 2' are
connected to surround the word line contact 12 of the

1 source region 20. The gate electrodes 82 and 83 of the
40 drivers 3 and 3' are connected to surround the word line
contact 10 of the source region 21. The gate electrodes
40 88 and 89 of the drivers 4 and 4' are connected to
5 surround the word line contact 11 of the source region
24. The gate electrodes 90 and 91 of the drivers 5 and
40 5' are connected to surround the word line contact 15 of
the source region 25. The gate electrodes 84 and 85 of
40 the drivers 6 and 6' are connected to surround the word
10 line contact 13 of the source region 22.

Therefore, it is possible to further reduce
the interval of the two boost signal lines 100 and 200.

Next, a description will be given of a third
embodiment of the semiconductor memory device according
15 to the present invention, by referring to FIGS.10 and
11. FIG.10 shows a word line driver of the third
embodiment in a plan view, and FIG.11 shows an
equivalent circuit of an essential part of the third
embodiment. In FIG.10, those parts which are the same
20 as those corresponding parts in FIG.4 are designated by
the same reference numerals, and a description thereof
will be omitted. Further, in FIG.11, those parts which
are the same as those corresponding parts in FIGS.7 and
8 are designated by the same reference numerals, and a
25 description thereof will be omitted.

This embodiment is characterized in that no
predecoding using the boost signal line is made and that
a single decoder is provided with respect to one word
line.

30 In this embodiment, the word line driver is
formed from P-channel MOS transistors.

11/2-1193
In FIG.10, the word lines 50, 52, 54, ⁵⁶~~56~~, 58
and 60 for outputting signals to a memory cell array
(not shown) are provided in parallel to each other. The
35 memory cell array is provided above an external power
source line 220 in FIG.10, and this external power
source line 220 extends perpendicularly to the word

1 lines 50 through 60.

The element regions 8 and 9 extend perpendicularly to the word lines 50 through 60 on the opposite side from the memory cell array relative to the external power source line 220. The device isolation region 7 extends between the element regions 8 and 9.

40 The drivers 2, 2', 3, 3', 6 and 6' are formed within the element region 8.

40 The driver 2 includes a source region 30' which is connected to the external power source line 10 220, a gate electrode 80, and a drain region 20' which is coupled to the word line 50 via a word line contact 40 12. The driver 2' includes a source region 32' which is connected to the external power source line 220, a gate 40 15 electrode 81, and the drain region 20' which is coupled to the word line 50 via the word line contact 12. The drivers 2 and 2' form a transistor pair using the drain 40 region 20' in common.

40 The driver 3 includes a source region 32' which is connected to the external power source line 20 220, a gate electrode 82, and a drain region 21' which is coupled to the word line 54 via a word line contact 40 10. The driver 3' includes a source region 34' which is connected to the external power source line 220, a gate 40 25 electrode 83, and the drain region 21' which is coupled to the word line 54 via the word line contact 10. The drivers 3 and 3' form a transistor pair using the drain 40 region 21' in common.

40 The driver 6 includes a source region 34' which is connected to the external power source line 30 220, a gate electrode 84, and a drain region 22' which is coupled to the word line 58 via a word line contact 40 13. The driver 6' includes a source region 36' which is connected to the external power source line 220, a gate 40 35 electrode 85, and the drain region 22' which is coupled to the word line 58 via the word line contact 13. The drivers 6 and 6' form a transistor pair using the drain 40

40 1 region 22' in common.

L

The source region 32' which is connected to the external power source line 220 is used in common by the drivers 2' and 3. The source region 34' is used in common by the drivers 3' and 6.

40

L

5

The drivers 1, 1', 4, 4', 5 and 5' are formed within the element region 9.

40

The driver 1 includes a source region 38' which is coupled to the external power source line 220 by a connection line 45 via the source region 30', a gate electrode 86, and a drain region 23' which is coupled to the word line 52 via a word line contact 14.

40 10

L

40

The driver 1' includes a source region 40' which is coupled to the external power source line 220 by a

40 15

L

connection line 46 via the source region 32', a gate electrode 87, and the drain region 23' which is coupled to the word line 52 via the word line contact 14. The drivers 1 and 1' form a transistor pair using the drain region 23' in common.

40

L

40 20

The driver 4 includes a source region 40' which is coupled to the external power source line 220 by the connection line 46 via the source region 32', a gate electrode 88, and a drain region 24' which is coupled to the word line 56 via a word line contact 11.

40

L

40 25

The driver 4' includes a source region 42' which is coupled to the external power source line 220 by a connection line 47 via the source region 34', a gate electrode 89, and the drain region 24' which is coupled to the word line 56 via the word line contact 11. The

40

L

40 30

L

drivers 4 and 4' form a transistor pair using the drain region 24' in common.

40

The driver 5 includes a source region 42' which is connected to the external power source line 220 by the connection line 47 via the source region 34', a gate electrode 90, and a drain region 25' which is coupled to the word line 60 via a word line contact 15.

40

35

40

The driver 5' includes a source region 44' which is

1 coupled to the external power source line 220 by a
40 connection line 48 via the source region 36', a gate
L electrode 91, and the drain region 25' which is coupled
to the word line 60 via the word line contact 15. The
40 5 drivers 5 and 5' form a transistor pair using the drain
L region 25' in common.

40 The source region 40' which is coupled to the
external power source line 220 via the connection line
40 46 is used in common by the drivers 1' and 4. The
L 10 source region 42' is used in common by the drivers 4'
and 5.

The word lines 50 through 60 are respectively
connected to the memory cell array which is provided
above the external power source line 220 in FIG.10.

15 In FIG.10, the gate electrode 80 of the driver
40 2 and the gate electrode 81 of the driver 2' are
L integrally formed to surround the drain region 20', and
are coupled to a signal line 61 from the decoder by a
signal contact 67. The gate electrodes 82 and 83 of the
40 20 drivers 3 and 3', the gate electrodes 84 and 85 of the
drivers 6 and 6', the gate electrodes 86 and 87 of the
drivers 1 and 1', the gate electrodes 88 and 89 of the
drivers 4 and 4', and the gate electrodes 90 and 91 of
the drivers 5 and 5' are formed similarly to the gate
40 25 electrodes 80 and 81 of the drivers 2 and 2', and are
coupled to corresponding signal lines 63, 65, 62, 64 and
66 from the decoder via respective signal contacts 68,
69,

In this embodiment, the word line driver does
30 not make a predecoding. For this reason, the width
corresponding to "one decoder pitch" of the first
embodiment corresponds to the width of "two decoder
pitches" of this third embodiment.

Next, a description will be given of an
35 operation of this third embodiment, by referring to the
equivalent circuit of FIG.11.

In the equivalent circuit shown in FIG.11, the

1 driver circuit includes a decoder circuit and a word
line driver using P-channel MOS transistors. Since this
embodiment does not make a predecoding, the equivalent
circuit shows the circuitry within "one decoder pitch"
5 which is necessary to control one word line by one
decoder.

The word line is connected to a P-channel
transistor Q3 for inputting the word line activation
signal (Vcc) from the external power source line 220.
10 This P-channel transistor Q3 corresponds to each driver.

The gate electrode of the P-channel transistor
Q3 is connected to the gate electrode of an N-channel
transistor 305, and is coupled to an N-channel
transistor 303 and a P-channel transistor 307 via
15 inverters 302 and 300 within a decoder part surrounded
by a dotted line.

A signal A0 from a predecoder (not shown) is
input to the gate electrode of the N-channel transistor
303. A signal A1 from the predecoder is input to the
20 gate electrode of an N-channel transistor 304 which is
connected in series to the N-channel transistor 303. A
reset signal /R is input to the gate electrode of the
P-channel transistor 307.

The drain of a P-channel transistor 308 is
25 connected to a node which connects the inverter 300 and
the N-channel transistor 303. In addition, a node which
connects the inverters 300 and 302 is connected to the
gate electrode of the P-channel transistor 308.

Bits of a memory address for making access to
30 a memory cell, other than the two least significant
bits, are decoded in the predecoder (not shown) which is
provided in a stage preceding the decoder part. The
signals A0 and A1 which are input to the decoder part
respectively correspond to the first and second least
35 significant bits of the memory address.

The word line of the circuit shown in FIG.11
is selected only when the signal level of both the input

1 signals A0 and A1 is high.

When the input signals A0 and A1 are both high-level signals, the signal levels at the gate electrodes of the P-channel transistor Q3 and the N-channel transistor 305 become low. As a result, the signal level at the word line becomes high, and the desired memory cell is selected.

178 The first and second embodiments described above employ the 1/2 predecoding. However, these
174 10 embodiments may employ other predecodings such as a 1/4 predecoding in which four word lines are controlled by a single decoder.

Further, the present invention is not limited to these embodiments, but various variations and
15 modifications may be made without departing from the scope of the present invention.

20

25

30

35